AS4C4M16SA-6TINTR

Alliance Memory
913-4C4M16SA-6TINTR
AS4C4M16SA-6TINTR

Mfr.:

Description:
DRAM SDR, 64Mb, 4M x 16, 3.3V, 54pin TSOP II, 166 Mhz, industrial temp(.63) Tape and Reel, A Die

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about Alliance Memory AS4C4M16SA-6TINTR

In Stock: 539

Stock:
539 Can Dispatch Immediately
Factory Lead Time:
8 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 1000)

Pricing (USD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™ †
$3.44 $3.44
$3.21 $32.10
$3.11 $77.75
$3.04 $152.00
$2.97 $297.00
$2.88 $720.00
$2.81 $1,405.00
Full Reel (Order in multiples of 1000)
$2.67 $2,670.00
$2.61 $5,220.00
† A MouseReel™ fee of $7.00 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable. ↩

Product Attribute Attribute Value Select Attribute
Alliance Memory
Product Category: DRAM
RoHS:  
SDRAM
64 Mbit
16 bit
166 MHz
TSOP-II-54
4 M x 16
5.4 ns
3 V
3.6 V
- 40 C
+ 85 C
AS4C4M16SA
Reel
Cut Tape
MouseReel
Brand: Alliance Memory
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 1000
Subcategory: Memory & Data Storage
Supply Current - Max: 50 mA
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

CNHTS:
8542329000
USHTS:
8542320002
JPHTS:
854232021
MXHTS:
8542320201
ECCN:
EAR99

AS4C SDRAM

Alliance Memory AS4C SDRAM is high-speed CMOS synchronous DRAM containing 64Mbits, 128Mbits, or 256Mbits. They are internally configured as 4 banks of 1M, 2M, or 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented, accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command, which is then followed by a Read or Write command.

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.