SN74AHCT573DGVR

Texas Instruments
595-SN74AHCT573DGVR
SN74AHCT573DGVR

Mfr.:

Description:
Latches Tri-St Octal D-Type

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 3,835

Stock:
3,835 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 2000)

Pricing (USD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
$0.544 $0.54
$0.382 $3.82
$0.342 $8.55
$0.298 $29.80
$0.277 $69.25
$0.264 $132.00
$0.254 $254.00
Full Reel (Order in multiples of 2000)
$0.244 $488.00
$0.236 $944.00
† A MouseReel™ fee of $7.00 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Latches
RoHS:  
True
AHCT
8 Circuit
1 Line
TVSOP-20
Non-Inverting
8 ns
4 uA
32 mA
- 8 mA
4.5 V
5.5 V
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MY
Mounting Style: SMD/SMT
Number of Channels: 8 Channel
Number of Input Lines: 3 Line
Product Type: Latches
Series: SN74AHCT573
Factory Pack Quantity: 2000
Subcategory: Logic ICs
Unit Weight: 60.200 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99

SN74AHCT573 Octal Transparent D-Type Latches

Texas Instruments SN74AHCT573 Octal Transparent D-Type Latches that include inputs that are TTL-voltage compatible. The Q outputs follow the data (D) inputs when the latch-enable (LE) input is high. The Q outputs are latched at the logic levels of the D inputs when LE is low.