SN74HC112D

595-SN74HC112D
SN74HC112D

Mfr.:

Description:
Flip-Flops Dual

Lifecycle:
End of Life:
Scheduled for obsolescence and will be discontinued by the manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2,889

Stock:
2,889 Can Dispatch Immediately
Quantities greater than 2889 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:

Pricing (USD)

Qty. Unit Price
Ext. Price
$1.57 $1.57
$1.00 $10.00
$0.892 $22.30
$0.733 $87.96
$0.64 $179.20
$0.607 $315.64
$0.509 $509.00
$0.466 $1,174.32
$0.437 $2,185.00

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
$0.60
Min:
1

Similar Product

Texas Instruments SN74HC112DR
Texas Instruments
Flip-Flops Dual Neg-Edge-Trig J -K Flip-Flop A 595- A 595-SN74HC112D

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
J-K Type Flip-Flop
HC
2 Circuit
CMOS
SOIC-Narrow-16
CMOS, LVTTL
Inverting/Non-Inverting
125 ns
- 4 mA
4 mA
2 V
6 V
SMD/SMT
- 40 C
+ 85 C
Tube
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MX
Number of Input Lines: 2
Number of Output Lines: 3 Line
Product Type: Flip Flops
Series: SN74HC112
Factory Pack Quantity: 40
Subcategory: Logic ICs
Unit Weight: 141.700 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99

SN74HC112 Dual J-K Flip-Flops

Texas Instruments SN74HC112 Dual J-K Flip-Flops contain two independent J-K negative-edge-triggered flip-flops. A low level at the clear (/CLR) inputs or preset (/PRE) resets or sets the outputs, no matter the levels of the other inputs. The data at the J and K inputs that meet the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse when /CLR and /PRE are inactive (high). Clock triggering is not directly related to the fall time of the CLK pulse and occurs at a voltage level. The J and K input data may be changed without affecting the levels at the outputs following the hold-time interval. The Texas Instruments SN74HC112 are versatile flip-flops that perform as toggle flip-flops by tying J and K high.