SN74LV8T164PWR

Texas Instruments
595-SN74LV8T164PWR
SN74LV8T164PWR

Mfr.:

Description:
Counter Shift Registers 1.65-V to 5.5-V 8-bi t parallel-out seri

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2,932

Stock:
2,932 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (USD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
$0.764 $0.76
$0.542 $5.42
$0.488 $12.20
$0.428 $42.80
$0.399 $99.75
$0.382 $191.00
$0.379 $379.00
Full Reel (Order in multiples of 3000)
$0.35 $1,050.00
$0.341 $2,046.00
† A MouseReel™ fee of $7.00 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
LV
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MY
Product Type: Counter Shift Registers
Series: SN74LV8T164
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
USHTS:
8542390090
TARIC:
8542319000
MXHTS:
8542399999
ECCN:
EAR99

SN74LV8T164/SN74LV8T164-Q1 Shift Register

Texas Instruments SN74LV8T164/SN74LV8T164-Q1 Parallel-Load Shift Register contains an 8-bit shift register with asynchronous clear (CLR) input and AND-gated serial inputs. The gated serial (A and B) inputs permit complete control over incoming data. A low at either input inhibits new data entry and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, determining the first flip-flop's state. The data at the serial inputs can be changed while CLK is low or high, provided the minimum set-up time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.